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• Correctness
- It should not change program behavior
- Arch./memory states compared periodically
• Minimum TOL overhead
- TOL execution time must be small
- 3-stages translation/optimization, chaining
• Minimum emulation cost
- Host to guest instruction ratio must be low
- Aggressive/speculative optimizations
• Support for multiple guest ISAs (front-ends)
- User Æ appÆ ISA Æ device
- Incorporating additional front-ends is simple
• Plug and play support
- Easy to include/evaluate new features
- Modular design
• Debugging
- Strong debug toolchain
- Debug mechanism activated if mismatch detected
HW/SW Co-designed Processors:
Challenges, Design Choices and a Simulation Infrastructure for Evaluation
José Cano1, Rakesh Kumar2, Aleksandar Brankovic3, Demos Pavlou4, Kyriakos Stavrou4, Enric Gibert5, Alejandro Martínez6, Antonio González7
1University of Edinburgh, UK    2Uppsala University, Sweden 3Intel    411pets    5Pharmacelera    6ARM    7Universitat Politècnica de Catalunya, Spain
The problem
DARCO: Evaluation
ARM Research Summit, Cambridge, UK - September 11-13, 2017
DARCO: Simulation infrastructure
Conclusions
• These processors need to address some key challenges before they can 
become mainstream
• There are no simulation infrastructures for evaluating different design 
choices and trade-offs to meet these challenges
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Challenges and design choices
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Challenges in building an infrastructure vs DARCO
• HW/SW co-designed processors
- Potential to improve energy efficiency and performance
- Several industrial projects, no major project in academia
• Challenges
- To become mainstream (e.g. startup delay)
- To build a simulation infrastructure (e.g. software layer overhead)
• DARCO
- May enable academic research in HW/SW co-designed domain
- Modular infrastructure, easy to add new components/optimizations
TOL 
Hardware 
x86 ARM Power
• Where to implement (HW or SW) microarchitectural features
- Instruction decoding/reordering, register renaming, memory 
disambiguation, … 
• How to reduce “startup delay”
- One of the major problems of Transmeta processors
• When and where to translate/optimize the guest binaries
- As soon as code becomes “hot”?
• How to address speculative execution (memory, control)
- Checkpointing granularity?
• When and how to profile the execution
- Overhead vs opportunity for improvement 
0
1
2
3
4
5
6
40
0.
pe
rlb
en
ch
40
1.
bz
ip
2
40
3.
gc
c
42
9.
m
cf
44
5.
go
bm
k
45
8.
sje
ng
46
2.
lib
qu
an
tu
m
46
4.
h2
64
re
f
47
1.
om
ne
tp
p
47
3.
as
ta
r
48
3.
xa
la
nc
bm
k
41
0.
bw
av
es
43
3.
m
ilc
43
4.
ze
us
m
p
43
5.
gr
om
ac
s
43
6.
ca
ct
us
AD
M
43
7.
le
sli
e3
d
44
4.
na
m
d
45
0.
so
pl
ex
45
3.
po
vr
ay
45
4.
ca
lc
ul
ix
45
9.
Ge
m
sF
DT
D
47
0.
lb
m
48
2.
sp
hi
nx
3
10
0.
br
ea
ka
bl
e
10
1.
co
nt
in
uo
us
10
2.
de
fo
rm
ab
le
10
4.
ex
pl
os
io
ns
10
5.
hi
gh
sp
ee
d
10
6.
pe
rio
di
c
10
7.
ra
gd
ol
l
SP
EC
IN
T2
00
6
SP
EC
FP
20
06
Ph
ys
ic
sb
en
ch
SPECINT2006 SPECFP2006 Physicsbench Averages
Ho
st
 In
st
ru
ct
io
ns
 p
er
 x
86
 In
st
ru
ct
io
n 
3.2 
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• HW/SW co-designed processors
–Lot of potential to improve 
• Performance (DBTO in SW)
• Energy efficiency (simple HW) 
–Some projects from industry
• IBM DAISY/BOA, Transmeta
Crusoe/Efficeon, NVIDIA Denver
• But no successful product yet
–No major project from academia
